# Gate Current Modeling and Optimization of High-k Gate Stack MOSFET Structure in Nano Scale Regime

Ashwani K. Rana<sup>#1</sup>, Narottam Chand<sup>\*2</sup> and Vinod Kapoor<sup>#3</sup>

 \*Department of Electronics and Communication, National Institute of Technology, Hamirpur, Hamirpur (H.P)-177005, India
<sup>1</sup>ashwani\_paper@yahoo.com
<sup>3</sup>kapoor@nitham.ac.in
\*Department of Computer Science and Engineering, National Institute of Technology, Hamirpur, Hamirpur (H.P.)-177005, India
<sup>2</sup>nar@nitham.ac.in

# ABSTRACT

In this paper, an analytical model has been developed for gate tunneling current in nano scale MOSFET with high-k dielectric stack as gate insulator. A computationally efficient model for gate tunneling current through different high-k gate stack structure is presented. The proposed model has been successfully used for different gate stack dielectric simply by adjusting two fitting parameters. The model predictions are compared with the two-dimensional Santaurus device simulation. Good agreement between the model predictions and device simulation results has been obtained. The effects of interfacial oxide thickness, type of gate stack and reverse gate stack on the gate tunneling current have also been studied as a function of gate voltages for a given equivalent oxide thickness (EOT) of 1.0 nm. It was also shown that smaller inter oxide layer thickness reduces gate leakages current with the introduction of high-k gate stack structure in place of individual high-k dielectric or  $SiO_2$ .

Keywords: MOSFET, inelastic trap assisted tunnelling, gate tunneling current, high-k stack, DIBL, SS

# 1. INTRODUCTION

Since the early 1970s, we have witnessed a relentless drive toward smaller features of complementary metal-oxide-semiconductor (CMOS) transistors and hence higher functionality on semiconductor chips. To meet the requirement of high performance, scaling of MOSFETs toward shorter channel lengths requires thinner gate oxides and higher doping levels in order to achieve high drive currents and minimized short-channel effects [1–2].

Currently, for MOSFET applications, traditional SiO<sub>2</sub> gate oxide is quickly approaching its physical scaling limit due to severe gate tunneling leakage [3]. To reconcile the need for reduced gate leakage current in highly scaled devices, the replacement of SiO<sub>2</sub> as gate dielectric with alternate high-k dielectric material is considered as a method to contain/reduce the gate leakage current [4–8].

Research on high-k dielectrics quickly converged on the  $Al_2O_3$ , HfO<sub>2</sub>, and ZrO<sub>2</sub> family, which has a band gap larger than 5.0 eV [9–13]. However, HfO<sub>2</sub> and ZrO<sub>2</sub> received most attention based on their better thermal stability with Si [14, 15]. The main concern for high- $\kappa$  dielectrics include several orders of magnitude more traps found in the bulk or interface [14–17].Consequently, trap-assisted gate tunneling current cannot be neglected in comparison with direct tunneling current and must be taken into account when calculating/modeling the gate current for nanoscale CMOS devices in modern simulators. The fact is also supported by [18] according to which it is necessary to take into account the inelastic tunneling assisted by traps for gate insulator physically thicker than 2.6 nm which is the case for high-k gate insulator.

Experiments have shown that the direct substitution of high-k gate dielectric without an interfacial oxide leads to the degradation of field effect transistor FET drive current by  $\sim 2$  in n-channel devices, and > 50 in p-channel devices [19, 20]. A unified model suitable for investigation of multiple dielectric high-k stack structures is therefore in need.

In the past, modeling of the gate tunneling currents through high-k stack structures of nano Scale MOSFETs has been treated numerically in [21–25]. In a recent paper [26], W.B. Chen et al developed a simplified analytic model on tunneling current of sub-micron MOSFET based on the models in Ref. [27] but neglected the trap assisted tunneling through high-k stack structure.

In this work, a computational efficient analytical model of gate tunnel current through high-k stack structure is presented which accounts for trap assisted tunneling mechanism. This model is based on an inelastic trap-assisted tunneling mechanism combined with semi-empirical gate leakage current model of BSIM 4. This model calculates the gate tunneling current with energy loss ( $E_{loss}$ ) during inelastic trap assisted tunneling process and  $\alpha_{(ch/ov)}$  as fitting parameters. It is conceptually simple, computationally efficient and gives very consistent results with Synopsys Santaurus Simulator.

The rest of the paper is organized as follows. In Section II, theoretical modeling of trap assisted gate tunneling current is established. The high-k gate stack device structure and design used for simulation set up is presented in Section III. The results obtained are discussed in Section IV. Finally, concluding remarks are offered in Section V.

# 2. THEORETICAL GATE CURRENT MODEL

The schematic energy band diagram shown in Fig. 1 illustrate our model in more detail showing the conditions which lead to inelastic trap assisted tunneling. One path is to tunnel directly through the top of energy band into the probe tip  $(J_{in})$ , and the other path is to tunnel via the isolated traps within the gate insulator  $(J_{out})$ .



Figure 1. Energy band diagram showing the two step inelastic trap assisted tunneling through stacked high-k gate dielectrics.

Assumptions:

- i) inelastic trap assisted tunneling is a two step process for simplicity.
- ii) Firstly, electrons tunnel into deep lying trap state, become released from the trap state and subsequently tunnel to gate under the influence of the applied electric field.
- iii) the Si substrate and the poly Si form a parallel plate capacitor with two dissimilar dielectrics i.e. pure  $SiO_2$  and high-k and is known as composite gate dielectric (High-k and pure  $SiO_2$ ).

In the modeling process, tunneling-in current from inversion layer to the traps and tunneling-out current from the traps to the gate are calculated by modifying the formulation of direct tunneling in the BSIM 4 model [28–29]. Assuming that x is the distance from the Si–SiO<sub>2</sub> interface,  $N_{trap}(x, E)$  is the sheet trap density in cm<sup>2</sup> at a distance x and having the energy level with respect to the conduction band edge of gate dielectric,  $O_t(x, E)$  is the electron occupancy of the traps at a distance of x and the energy of E,  $\sigma_t$  is the capture cross section of the traps and  $A_g$  is the gate tunneling area. The tunnel-in current density  $(J_{in})$  into the traps and the tunnel-out current density  $(J_{out})$  from the traps are then expressed as

$$J_{in} = \frac{q}{A_g} \sigma_t N_{trap} \left( x, \ q E_{gi} x - \phi_{b_{eff}} \right) \times \left[ 1 - O_t \left( x, \ q E_{gi1} x - \phi_{b_{eff}} \right) \right] J_1 \left( \phi_{b_{eff}}, \ x, \ E_{gi1} \right) \tag{1}$$

$$J_{out} = \frac{q}{A_g} \sigma_t N_{trap} \left( x, q E_{gi1} x - \phi_{b\_eff} \right) \times O_t \left( x, q E_{gi1} x - \phi_{b\_eff} \right) J_2 \left( \phi_t, t_{gi} - x, E_{gi2} \right)$$
(2)

$$\phi_t = \phi_{b\_eff} - qE_{gi1}x + E_{LOSS} \tag{3}$$

where  $\Phi_t$  is the barrier height of the gate insulator trap states,  $E_{gi}$  is the electric field in the gate insulator,  $E_{gi1}$  is the electric field over a distance x of the trap relative to the interface in the gate insulator,  $E_{Loss}$  is the electric field over a distance  $t_{gi}$ -x relative to the interface in the gate insulator,  $E_{Loss}$  is the energy loss accompanied with the injection of electrons into the neutral trap sites and  $\sigma_t$  is assumed to be constant irrespective of the position and energy level of the traps.  $J_1$  and  $J_2$  are the uniform current densities and are calculated by modifying the formulation of direct tunneling in the BSIM 4 model.  $\phi_b$  is the interface barrier height. It is taken as the average of interface barrier height of oxide and high-k gate layer individually. So

$$\phi_b = \frac{\left(\phi_{b\_ox} + \phi_{b\_hk}\right)}{2} \tag{4}$$

where  $\phi_{b\_hk}$  is the barrier height of high-k gate layer,  $\phi_{b\_ox}$  is the barrier height of oxide layer and  $\phi_{b\_eff}$  is the effective barrier height, given as below,

$$\phi_{b\_eff} = \phi_b - \Delta\phi \tag{5}$$

$$\Delta\phi = \sqrt{\frac{qE_{gi}}{4\pi\varepsilon_{eff}}} = \sqrt{\frac{qV_{gi}}{4\pi\varepsilon_{eff}T_{gi}}} = \left(\frac{2q^3N_{DTC(ch)}\phi_{b\_eff}}{16\pi^2\varepsilon_{eff}^3}\right)^{1/4}$$
(6)

The  $\Delta\phi$  is the reduction in the barrier height at the high-k/SiO<sub>2</sub>/Si interface [30] from  $\Phi_b$  so that barrier height becomes  $\phi_{b_{eff}}$ . This reduction in barrier height is due to image charges across the interface. This barrier reduction is of great interest since it modulates the gate tunneling current. N<sub>DTC(ch)</sub> is the effective density of carrier in channel and  $\varepsilon_{eff}$  is the equivalent dielectric constant of composite gate dielectric. We have found the equivalent dielectric constant of the composite gate dielectric in terms of the oxide thickness by considering the MOSFET as parallel plate capacitor with two dissimilar dielectrics.

Volume 1 · Number 3 · 2010

$$\varepsilon_{eff} = \left[\frac{t_{ox}}{\varepsilon_{ox}t_{gi}} + \frac{t_{gi} - t_{ox}}{\varepsilon_{hk}t_{gi}}\right]^{-1}$$
(7)

where  $\varepsilon_{eff}$ ,  $\varepsilon_{ox}$  and  $\varepsilon_{hk}$  are the dielectric constants of the equivalent dielectric, the pure SiO<sub>2</sub>, and the high-k gate dielectric respectively,  $t_{gi}$  is the total thickness of the gate dielectric, and  $t_{ox}$  is the thickness of the pure silicon dioxide layer.

The resulting tunneling current  $J_{ITAT}$  of this trap-assisted tunneling process is given by a detailed balance of  $J_{in}$  and  $J_{out}$ . Consequently, inelastic trap assisted tunneling current can be expressed as

$$J_{ITAT} = \frac{q}{A_g} \sigma_t N_{trap} \left( x, q E_{gi} x - \phi_{b_e eff} \right) P_{ITAT} \left( x, E, E_{gi} \right)$$
(8)

where  $P_{ITAT}$  can be expressed as

$$P_{ITAT} = \frac{J_1(\phi_{b_{-eff}}, x, E_{gi1}) J_2(\phi_t, t_{gi} - x, E_{gi2})}{J_1(\phi_{b_{-eff}}, x, E_{gi1}) + J_2(\phi_t, t_{gi} - x, E_{gi2})}$$
(9)

Using Gauss's law and considering MOS capacitor equivalent circuit, the local electrical fields  $E_{gi1}$  and  $E_{gi2}$  of both the tunneling regions finally become

$$E_{gi1} = E_{gi} + \frac{t_{gi} - x}{t_{gi}} \cdot \frac{qN_{trap}}{\varepsilon_{eff}}$$
(10)

$$E_{gi2} = E_{gi} + \frac{x}{t_{gi}} \cdot \frac{qN_{trap}}{\varepsilon_{eff}}$$
(11)

The modified uniform current density  $J_1$  and  $J_2$  as obtained from BSIM 4 are expressed as

$$J_1\left(\phi_{b\_eff}, x, E_{gi1}\right) = A_t \frac{C\left(\phi_{b\_eff}, x, E_{gi1}\right)}{\phi_{b\_eff}} \times \exp\left[-\frac{8\pi\sqrt{2m_{eff}}}{3hq} \cdot \frac{\phi_{b\_eff}^{3/2}}{E_{gi1}}\beta\left(\phi_{b\_eff}, x, E_{gi1}\right)\right]$$
(12)

$$J_{2}\left(\phi_{b_{eff}}, x, E_{gi1}\right) = A_{t} \frac{C\left(\phi_{t}, t_{gi} - x, E_{gi2}\right)}{\phi_{t}} \times \exp\left[-\frac{8\pi\sqrt{2m_{eff}}}{3hq} \cdot \frac{\phi_{t}^{3/2}}{E_{gi2}}\beta\left(\phi_{t}, t_{gi} - x, E_{gi2}\right)\right]$$
(13)

where  $A_t = \frac{q^3}{8\pi\phi_{b_{eff}}\varepsilon_{eff}}$ 

$$\begin{split} c_{(ch,ov)}\left(\phi_{b\_eff}, x, E_{gi1}\right) &= \\ \exp\left[\frac{20}{\phi_{b\_eff}}\left(\frac{x\left|E_{gi1(ch,ov)}\right| - \phi_{b\_eff_{-}}}{\phi_{b\_eff}} + 1\right)^{\alpha(ch,ov)} \cdot \left(1 - \frac{x\left|E_{gi1(ch,ov)}\right|}{\phi_{b\_eff}}\right)\right] \cdot \times \left(E_{gi1}\right) \cdot N_{DTC(ch,ov)} \end{split}$$

### International Journal of Micro-Nano Scale Transport

$$\begin{split} c_{(ch,ov)} \left( \phi_{t}, t_{gi} - x, E_{gi2} \right) &= \\ &\exp \Bigg[ \frac{20}{\phi_{t}} \Bigg( \frac{(t_{gi} - x) \left| E_{gi2(ch,ov)} \right| - \phi_{t}}{\phi_{t}} + 1 \Bigg)^{\alpha(ch,ov)} \cdot \left( 1 - \frac{(t_{gi} - x) \left| E_{gi2(ch,ov)} \right|}{\phi_{t}} \right) \Bigg] \times \cdot (E_{gi2}) \cdot N_{DTC(ch,ov)} \\ & \beta(\phi_{b-eff}, x, E_{gi1}) = 1 - \left( 1 - \frac{qx}{\phi_{b-eff}} \left| E_{gi1} \right| \right)^{3/2} \\ & \beta(\phi_{t}, t_{gi} - x, E_{gi2}) = 1 - \left( 1 - \frac{q(t_{gi} - x)}{\phi_{t}} \left| E_{gi2} \right| \right)^{3/2} \\ & N_{DTC(ch)} = \Bigg\{ \frac{\mathcal{E}_{eff}}{t_{gi}} \left\{ n_{acc} v_{t} \cdot \ln \left[ 1 + \exp \left( - \frac{(V_{g} - V_{FB})}{n_{acc} v_{t}} \right) \right] for \ V_{g} < 0 \\ & \left( \frac{\mathcal{E}_{eff}}{t_{gi}} \left\{ n_{acc} v_{t} \cdot \ln \left[ 1 + \exp \left( - \frac{(V_{g} - V_{FB})}{n_{inv} v_{t}} \right) \right] for \ V_{g} > 0 \\ \\ & N_{DTC(ov)} = \Bigg\{ \frac{\mathcal{E}_{eff}}{t_{gi}} \left\{ n_{acc} v_{t} \cdot \ln \left[ 1 + \exp \left( - \frac{V_{g}}{n_{acc} v_{t}} \right) \right] for \ V_{g} < 0 \\ & \left( \frac{\mathcal{E}_{eff}}{t_{gi}} \left\{ n_{acc} v_{t} \cdot \ln \left[ 1 + \exp \left( - \frac{V_{g}}{n_{acc} v_{t}} \right) \right] \right\} for \ V_{g} > 0 \\ \end{aligned} \right\}$$

and  $m_{eff}$  is the equivalent effective mass of the composite dielectric with pure SiO<sub>2</sub> and high-k gate dielectric. Taking the resistances in series of the two layers of the gate dielectric, we have

$$R_{gi} = R_{ox} + R_{hk} \tag{14}$$

Considering the relaxation time  $\tau_{ox} = \tau_{hk} = \tau_{eff} = \tau$ , we obtain the equivalent effective mass using Eq. (14) as

$$m_{eff} = \left[\frac{m_{ox}t_{ox}}{t_{gi}} + \frac{m_{hk}\left(t_{gi} - t_{ox}\right)}{t_{gi}}\right]$$
(15)

In the above equation,  $\alpha_{(ch,ov)}$  is the fitting parameter depending upon channel or source/drain overlap tunneling,  $\phi_b$  is the actual tunneling barrier height,  $n_{inv}$  and  $n_{acc}$  are the swing parameters,  $V_{FB}$  represents the flat band voltage,  $N_{DTC(ch,ov)}$  denotes the density of carrier in channel/overlap region depending upon MOSFET biasing condition and  $V_{ge}$  is the effective gate voltage excluding poly gate non-uniformity and gate length effect and is equal to  $V_{ge} - V_{poly}$ . The default values of  $n_{inv}$  and  $n_{acc}$  are  $S_{v_t}$  (S is the sub threshold swing) and 1 respectively. The correction factor  $(C_{F(ch,ov)})$  and transmission probability

 $(T_{WKB(ch, ov)})$  are different for channel and source/drain overlap region because both channel and overlap component have different value of  $V_{ox(ch, ov)}$  and  $N_{DTC(ch, ov)}$ . It is because of the fact that overlap region has almost zero flat band voltage as both Source Drain Extension (SDE) region and overlying poly-gate Si are heavily doped  $n^+$  regions. The  $N_{DTC(ch, ov)}$  has been given differently for both region as above.  $m_{ox}$  is the effective mass of electrons in the SiO<sub>2</sub> layer and  $m_{hk}$  is the same in the high-k gate dielectric layer. The voltage across the gate insulator for different region of operation is as follows.

$$V_{gi} = \begin{cases} \left( V_g - \phi_s - V_{FB} \right) \text{ for } V_g < 0 \\ \left( V_{ge} - \phi_s - V_{FB} \right) \text{ for } V_g > 0 \end{cases}$$
(16)

Where  $\phi_s$  is the surface band bending of the substrate and are calculated for channel and overlap region depending upon the biasing condition of the MOSFET device including the poly non-uniformity, gate length effects and image force barrier lowering. The accurate surface potentials expressions in case of channel in weak inversion/depletion, strong inversion and in accumulation can be taken from [31]. The gate effective voltage including the effect of nonuniform dopant distribution in the gate is derived as follows.

$$\therefore V_{ge} = (V_{FB} + \phi_{so} - \Delta V_{p1} - \Delta V_{p2}) + \frac{\left(q\varepsilon_{si}N_{poly}T_{gi}^{2}\right)}{\varepsilon_{ox}^{2}} \left[\sqrt{1 + \frac{2\varepsilon_{ox}^{2}(V_{g} - V_{FB} - \phi_{so})}{q\varepsilon_{si}N_{poly}T_{gi}^{2}}} - 1\right]$$
(17)

The  $\phi_{so}$ , by taking the quantization effect into account, is given [32] as follows

$$\phi_{so} = 2\phi_s + \Delta\phi_s^{QM} - V_{BS} \tag{18}$$

where  $\Delta \phi_s^{QM}$  can be taken from [31]. Equation (17) includes the non uniformity in the gate dopant profile through a term  $\Delta V_{p1}$  and fringing field effect *i.e* gate length effect through a term  $\Delta V_{p2}$ . The potential drop  $\Delta V_{p1}$  due to non uniform dopant profile in poly Si gate, caused by low energy ion implantation, is given [33] by

$$\Delta V_{p1} = \left(\frac{kT}{q}\right) \ln \left(\frac{N_{poly\_top}}{N_{poly\_bottom}}\right)$$
(19)

The  $N_{poly\_top}$  and  $N_{poly\_bottom}$  are the doping concentration at the top and bottom of the polysilicon gate. The potential drop  $\Delta V_{p2}$  due to gate length effect, caused by very short gate lengths is given as below

$$\Delta V_{p2} \approx \frac{\Delta Q}{C_d} = \frac{2qAN_d}{L_g C_d} \left( \frac{V_{cm}}{C_m} \right)$$
(20)

$$C_{d} = \delta \frac{\varepsilon_{eff}}{\pi} \ln \left[ \frac{3 - \cos\left\{ \pi \left( \frac{T_{F} - T_{gi}}{T_{F}} \right) \right\}}{1 + \left\{ \pi \left( \frac{T_{F} - T_{gi}}{T_{F}} \right) \right\}} \right]$$
(21)

where A denote the triangular area of the additional charge,  $L_g$  is the gate length,  $C_d$  is the depletion capacitance in the sidewalls [34],  $\varepsilon_{eff}$  is the effective permittivity of the composite gate insulator,  $T_F$  is the thickness of the field oxide,  $T_{gi}$  is the thickness of the gate insulator and  $\delta$  is fitting parameter equal to 0.95 normally.

#### 3. SIMULATION SET UP

Figure 2. shows the schematic of device structure of N-MOSFET with high-k gate stack dielectric used in this study.

The deep S/D region is composed of a heavily doped silicon and a silicide contact. The doping of the silicon S/D region is assumed to be very high,  $1 \times 10^{20}$  cm<sup>-3</sup>, which is close to the solid solubility limit and introduces negligible silicon resistance. The dimension of the silicon S/D region is taken as 50 nm long and 20 nm high. This gives a large contact area resulting in a small contact resistance. The doping concentration of the acceptors in silicon channel region is assumed to be graded due to diffusion of dopant ions from heavily doped S/D region with a peak value of  $1 \times 10^{18}$  cm<sup>-3</sup> and  $1 \times 10^{17}$  cm<sup>-3</sup> near the channel. The halo implantation done around the S/D also reduces short-channel effects, such as the punch-through current, DIBL, and threshold voltage roll-off.



Figure 2. NMOSFET device structure with stacked high-k gate dielectrics used in simulation.

The MOSFET has a 50-nm-thick  $n^+$  poly-Si gate with metallurgical gate length of 25 nm and a 1.0 nm gate oxide. The doping concentration in polysilicon gate is  $1 \times 10^{22}$  cm<sup>-3</sup> at the top and  $1 \times 10^{20}$  cm<sup>-3</sup> at bottom of the polysilicon gate i.e. interface of high-k gate dielectric and poly silicon. The oxide spacer has been assumed to reduce the gate capacitance. Here, Lo represents the overlap length, which is controlled by the S/D implantation energy. Lo = 5 nm optimized with off current is used in this work. The MOSFET with  $L_{met}$  of 25 nm was designed to have a  $V_T$  of 0.19 V. We determined  $V_T$  by using a linear extrapolation of the linear portion of the  $I_{DS} - V_{GS}$  curve at low drain voltages. The operating voltage for the devices is 1V. The simulation study has been conducted in two dimensions, hence all the results are in the units of per unit channel width.

The simulation of the device is performed by using Santaurus design suite [31, 32] with driftdiffusion, density gradient quantum correction and advanced physical model being turned on.

### 4. RESULTS AND DISCUSSION

In this section, computation of gate tunneling currents for a n-channel fully depleted nanoscale MOSFET through different stacked high-k dielectric structures have been carried out. This model calculates the gate tunneling current with energy loss ( $E_{loss}$ ) during inelastic trap assisted tunneling process and  $\alpha_{(ch/ov)}$  as fitting parameters. It is also assumed in our calculation that  $N_{trap}(x, E)$  is a

constant irrespective of position and energy level. Thus, present model is applicable to many alternate stacked high-k nano MOSFET structure simply by adjusting the two fitting parameter. The variation of total gate tunneling current with gate bias for a given values of EOT has been presented for possible alternative stacked gate dielectrics such as poly  $Si/Si_3N_4/SiO_2/Si$ , poly  $Si/Al_2O_3/SiO_2/Si$  and poly  $Si/HfO_2/SiO_2/Si$ . The impact of inter layer dielectric thickness, type of gate stack and reverse gate stack on gate tunneling current as a function of gate voltages is reported in results for a given equivalent oxide thickness (EOT) of 1.0 nm with a 0.5 nm EOT for oxide and 0.5 EOT for high-k gate dielectric.

The comparision between the simulated data and the model value for gate tunneling current through different gate stack such as poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si, poly Si/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si and poly Si/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si is presented in Fig.3. The model value shows good agreement with the simulated value certifying the high accuracy of the propsed analytical modeling. This may be due to the fact that the possibility of carrier tunneling directly from channel to gate is low at large physical thickness of gate insulator (high-k gate dielectric) for a given equivalent oxide thickness (EOT).

For poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si stack, simulation was carried out with  $t_{HfO_2} = 2.82$  nm,  $\phi_{b_hk}$  (HfO<sub>2</sub>) = 1.5 ev [35],  $m_{hk} = 0.18$  m<sub>o</sub> [35],  $\sigma_t = 9.3 \times 10^{-16}$  cm<sup>2</sup> [36],  $N_{trap} = 7.67 \times 10^{12}$  cm<sup>-2</sup> [36]. The trap position ( $x_t$ ) is extracted to be  $0.37t_{HfO_2}$  in the inelastic tunneling model by comparing the magnitude of  $J_{ITAT}$  with that of direct tunneling current of MOS capacitors with gate oxides of 2.82 nm. The fitting parameters  $E_{loss}$ ,  $\alpha_{(ch)}$  and  $\alpha_{(ov)}$  has been taken to 0.4 eV, 0.72 and 0.47 respectively to fit the model with the simulated value. For poly Si/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si stack the simulation was carried out with  $t_{Al2O_3} = 1.15$  nm,  $\phi_{b_hk}$  (Al<sub>2</sub>O<sub>3</sub>) = 2.8 ev [35],  $m_{hk} = 0.30$  m<sub>o</sub> [35],  $\sigma_t = 7.03 \times 10^{-17}$  cm<sup>2</sup> [37], N<sub>trap</sub> = 2.4 × 10^{12} cm<sup>-2</sup> [37]. The trap position ( $x_t$ ) is extracted to be 0.33 $t_{Al2O_3}$  in the inelastic tunneling model by comparing the magnitude of J<sub>ITAT</sub> with that of direct tunneling current of MOS capacitors with gate oxides of 1.15 nm. The fitting parameters  $E_{loss}$ ,  $\alpha_{(ch)}$  and  $\alpha_{(ov)}$  has been taken to J<sub>ITAT</sub> with that of direct tunneling current of MOS capacitors with gate oxides of 1.15 nm. The fitting parameters  $E_{loss}$ ,  $\alpha_{(ch)}$  and  $\alpha_{(ov)}$  has been taken to



Figure 3. Comparison of analytical model data with Santaurus simulated data for different gate stack viz: poly Si/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si, poly Si/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si and poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si with equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.

0.7 eV, 0.8 and 0.57 respectively to fit the model with the simulated value. For poly Si/Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub>/Si stack the simulation was carried out with  $t_{Si3N4} = 0.96$  nm,  $\phi_{b_h}(Si_3N_4) = 2.0$  ev [35],  $m_{hk} = 0.20$  m<sub>o</sub> [35],  $\sigma_t = 3 \times 10^{-13}$  cm<sup>2</sup> [38–39],  $N_{trap} = 3 \times 10^{11}$  cm<sup>-2</sup> [40–41]. The trap position  $(x_t)$  is extracted to be 0.38  $t_{Si3N4}$  in the inelastic tunneling model by comparing the magnitude of  $J_{ITAT}$  with that of direct tunneling current of MOS capacitors with gate oxides of 1.92 nm. The fitting parameters  $E_{loss}$ ,  $\alpha_{(ch)}$  and  $\alpha_{(ov)}$  has been taken to 0.29 eV, 0.65 and 0.52 respectively to fit the model with the simulated value.

The high-k gate stack structure consisiting of poly  $Si/HfO_2/SiO_2/Si$  is taken as an example to analyse the gate tunneling current behaviour with different thickness of inter oxide layer for same EOT of 1.0 nm in this work. The gate tunneling current for different inter oxide layer thickness is illustrated in the Fig. 4 to show the effects of inter oxide layer thickness. In this case, the gate tunneling current is reduced with increasing thickness of the inter oxide layer for the same EOT. This may be due to the fact that decrease in inter oxide layer thickness translates to increases in physical thickness of high-k dielectric layer. This increased physical thickness of high-k, in turn, lowers the vertical field responsible for carrier tunneling and reduces the gate tunneling current. However, it is also noted that the effect of gate current reduction with inter oxide layer cannot be generalized since the magnitude of gate current in high-k stack structures with inter oxide layer also depends on the interplay between other factors such as the barrier height, electron effective masses, as well as dielectric constant of the individual layers.

Fig. 5 plots the gate tunneling current vs gate bias with and without inter oxide layer i.e. for individual  $HfO_2$  gate dielectric and  $HfO_2/SiO_2$  gate stack respectively at an EOT of 1.0 nm. It is observed that gate tunneling current reduces to large extent for high-k gate stack as compared to individual high-k gate dielectric for same EOT. This may be due to the large interface barrier encountered by the tunneling electron when oxide layer is incorporated between high-k layer and substrate Si.



Figure 4. Gate tunneling current vs gate bias with inter layer thickness of oxide layer bas a parameter poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si stack with equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.

Volume 1 · Number 3 · 2010



Figure 5. Gate tunneling current vs gate bias with and without oxide layer for HfO<sub>2</sub> gate dielectric at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.

Fig. 6 presents the variation of gate tunneling current with gate bias for standard gate gate stack (Poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si) and reverse gate stack (Poly Si/SiO<sub>2</sub>/HfO<sub>2</sub>/Si) at a same EOT of 1.0 nm. It is shown in Fig. 6 that tunneling of carrier is more in case of reverse stack due to lower interface barrier encountered in case of reverse gate stack. It is , therefore, advisable to use the standard high-k gate stack with regard to gate leakage application.

Another important issue is the effect of introduction of high-k gate stack structure on off current and on current of the device. It is observed in Fig. 7 that on current improves with the introduction of high-k gate stack as compared to individual high-k gate dielectric. For high-k gate stack structure, reduced coupling of fringing field with channel lowers the inter carrier scattering in channel thereby enhancing the carrier mobility and on current.

The plot shown in Fig. 8 presents the effect of gate dielectric material on off current of the device. The off current improves for high-k gate stack structure in comparison to individual high-k gate dielectric as illustrated in Fig. 8. Since threshold voltage deceases with increase in fringing field coupling with channel carrier, so, introduction of high-k gate stack structure slightly increases the threshold voltage due to lower fringing field coupling with carrier. This, in turn, reduces the subthreshold leakage thereby improving the off current of the device.

Fig. 9 represents the variation of DIBL(drain induced barrier lowering) with gate dielectric material of the device to show the effect of gate dielectric material on DIBL. It is observed that DIBL improves marginally for high-k gate stack in comparison to individual high-k gate dielectric due to decreased effect of fringing field through high-k gate stack structure.

The effect of gate dielectric material on SS of the device is plotted in Fig. 10, showing that SS of the device, also, improves slightly for high-k gate stack structure since the lateral electric field responsible for SS does not strongly depends on fringing coupling with carrier.

Thus, halo implanted nano scale MOSFET having high-k gate stack structure with smallest inter oxide layer and oxide spacer provides a lowest gate leakage along with a improved other characteristics of the device such as DIBL,SS, on current and off current



Figure 6. Gate tunneling current vs gate bias for standard gate stack i.e. poly Si/HfO<sub>2</sub>/SiO<sub>2</sub>/Si and reverse gate stack i.e. poly Si/SiO<sub>2</sub>/HfO<sub>2</sub>/Si at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.



Figure 7. On current vs different gate dielectric such as only SiO<sub>2</sub>, individual HfO<sub>2</sub> and poly Si/SiO<sub>2</sub>/HfO<sub>2</sub>/Si standard gate stack at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.



Figure 8. Off current vs different gate dielectric such as only SiO<sub>2</sub>, individual HfO<sub>2</sub> and poly Si/SiO<sub>2</sub>/HfO<sub>2</sub>/Si gate stack at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.



Figure 9. DIBL vs different gate dielectric such as only SiO<sub>2</sub>, individual HfO<sub>2</sub> and poly Si/SiO<sub>2</sub>/HfO<sub>2</sub>/Si gate stack at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.



Figure 10. SS vs different gate dielectric such as only SiO<sub>2</sub>, individual HfO<sub>2</sub> and poly Si/SiO<sub>2</sub>/HfO<sub>2</sub>/Si gate stack at a equivalent oxide thickness (EOT) of 1.0 nm, metallurgical gate length of  $L_{met} = 25$  nm and S/D overlap length of  $L_{ov} = 5$  nm in nano scale regime.

### 5. CONCLUSION

In this work, we have developed a simplified and compact analytical gate current model for nano scale N-MOSFET having high-k gate stack structure such as poly  $Si/Si_3N_4/SiO_2/Si$ , poly  $Si/Al_2O_3/SiO_2/Si$  and poly  $Si/HfO_2/SiO_2/Si$ . It is observed that results are in good agreement with the Santaurus simulated results. The present model has the following features as being conceptually simple, numerically efficient and especially applicable to various high-k stack structures consisting of combination of different dielectric materials and thickness, as well as for reverse gate stack structure simply by adjusting two fitting parameters. The introduction of high-k gate stack structure reduces the gate leakage to large extent as compared to individual high-k gate dielectric and improves the other characteristics of the device such as on current, off current, DIBL and SS.

### REFERENCES

- M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro and H. Iwai, "A 40 nm gate length nMOSFETs", *IEEE Trans. Electron Devices*, Vol. 42, p. 1822–30,1995.
- [2] Y. Taur, D. A. Buchanan, W. Chen, D. J. Frank, K. E. Ismail, S. H. Lo, G. A. Sai-Halasz, R. G Viswanathan, H. J. C. Warn, S. J. Wind, H. S. Wong, "CMOS scaling into the nanometer regime," *Proceeding IEEE*, Vol. 85, p. 486–504, 1997.
- [3] S. H. Lo, D. A. Buchanan, Y. Taur, W. Wang, "Quantum-Mechanical Modeling of Electron Tunneling Current from the Inversion Layer of Ultra-Thin-Oxide nMOSFETs," *IEEE Trans. Electron Device Letter*, Vol. 18, p. 209–11, 1997.
- J. A. Felix, D. M. Fleetwood, R. D. Schrimpf, J. G. Hong, G. Lucovsky, J. R. Schwank, and M. R. Shaneyfelt, "Total-dose radiation response of hafnium- silicate capacitors," *IEEE Transactions on Nuclear Science*, vol. 49, no. 6, pp. 3191–3196, Dec. 2002.

- [5] J. A. Felix, M. R. Shaneyfelt, D. M. Fleetwood, T. L. Meisenheimer, J. R. Schwank, R. D. Schrimpf, P. E. Dodd, E. P. Gusev, and C. D' Emic, "Radiation-induced charge trapping in thin Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub>N<sub>y</sub>/Si(100) gate dielectric stacks," *IEEE Transactions on Nuclear Science*, vol. 50, no. 6, pp. 1910–1918, Dec. 2003.
- [6] M. Houssa, G. Pourtois, M. M. Heyns and A. Stesmans, "Defect generation in high κ gate dielectric stacks under electrical stress: the impact of hydrogen," *Journal of Physics: Condensed Matter*, vol.17, pp. s2075–s2088, 2005.
- [7] E. P. Gusev, E. Cartier, D. A. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-Schmidt, and C. D'Emic, "Ultrathin high-κ metal oxides on silicon: processing, characterization and integration issues," *Microelectronic Engineering*, vol. 59, no. 1–4, pp. 341–349, 2001.
- [8] G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-κ gate dielectrics: current status and materials properties considerations," *Applied Physics Letters*, vol. 89, pp. 5243–5275, 2001.
- [9] D. Park, Y. King, Q. Lu, T. J. King, C. Hu, A. Kalnitsky, S. P. Tay, C. C. Cheng, "Transistor characteristics with Ta2O5 gate dielectric," *IEEE Trans. Electron Devices Letter*, Vol. 19, p. 441–3, 1998.
- [10] X. Guo, X. Wang, Z. Juo, T. P. Ma, T. Tamagawa, "High-quality ultrathin (1.5 nm) TiO2/Si3N4 gate dielectric for deep sub-micron CMOS technology," *IEDM Technical Digest*, p.137–140, 1999.
- [11] W. J. Qi, R. Nieh, B. H. Lee, L. Kang, Y. Jeon, K. Onishi, T. Ngai, S. Banerjee, J. C. Lee, "MOSCAP and MOSFET characteristics using ZrO<sub>2</sub> gate dielectric deposited directly on Si," *IEDM Technical Digest*, p. 145–81, 1999.
- [12] B. H. Lee, L. Kang, W. J. Qi, R. Nieh, Y. Jeon, K. Onishi, J. C. Lee, "Ultrathin hafnium oxide with low leakage and excellent reliability for gate dielectric application," *IEDM Technical Digest*, p. 133–6, 1999.
- [13] G. D. Wilk, R. M. Wallace, J. M. Anthony, "Hafnium and zirconium silicates for advanced gate dielectrics," J. Appl. Phys., Vol. 87, p. 484–92, 2000.
- [14] E. P. Gusev, C. Cabral, Jr., B. P. Linder, Y.H. Kim, K. Maitra, E. Cartier, H. Nayfeh, R. Amos, G. Biery, N. Bojarczuk, A. Callegari, R. Carruthers and Y. Zhang, "Advanced gate stacks with fully silicided (FUSI) gates and high-κ dielectrics: enhanced performance at reduced gate leakage," *IEEE International Electron Devices Meeting (IEDM) Technical Digest*, pp. 79–82, Dec. 2004.
- [15] A. Aziz, K. Kassami, Ka. Kassami, F. Olivie, "Modelling of the influence of charges trapped in the oxide on the  $I(V_g)$  characteristics of metal-ultra-thin oxide-semiconductor structures." *Semicond. Sci. Technol.* 19 (2004) 877–884.
- [16] D. Heh, C.-D. Young, G.-A. Brown, P.-Y. Hung, E.-M. Vogel, J.-B. Bernstein, "Spatial distribution of trapping centers in HfO<sub>2</sub>/SiO<sub>2</sub>." *Appl. Phys. Lett.* 88 (2006) 152907.
- [17] J. A. Felix, M. R. Shaneyfelt, D. M. Fleetwood, T. L. Meisenheimer, J. R. Schwank, R. D. Schrimpf, P. E. Dodd, E. P. Gusev, and C. D' Emic, "Radiation-induced charge trapping in thin Al<sub>2</sub>O<sub>3</sub>/SiO<sub>x</sub>N<sub>y</sub>/Si(100) gate dielectric stacks," *IEEE Transactions on Nuclear Science*, vol. 50, no. 6, pp. 1910–1918, Dec. 2003.
- [18] F. Jiménez-Molinos, F. Gámiz, A. Palma, P. Cartujo, and J. A. López-Villanueva, "Direct and trap-assisted elastic tunneling through ultrathin gate oxides," J. Appl. Phys., Vol. 91, No. 8, April 2002, pp. 5116–5124.
- [19] G. Lucovsky, Y. Wu, H. Niimi, V. Misra, C. Phillips, Appl. Phys. Lett. 74 1999 2005.
- [20] V. Misra, Z. Wang, Y. Wu, H. Niimi, G. Lucovsky, J.J. Wortman, J.R. Hauser, J. Vac. Sci. Technol., B 17 (1999) 1836.
- [21] Mains RK, Sun JP, Haddad GI. Observation of intrinsic bistability in resonant tunneling diode modeling. Appl Phys Lett. 1989; 55: 371–3.
- [22] Sun JP, Mains RK, Chen WL, East JR, Haddad GI. C–V and I–V characteristics of quantum well varactors. J Appl Phys 1992; 72: 2340–6.

- [23] Bogdan Govoreanu, Pieter Blomme, Kirklen Henson, Jan Van Houdt and Kristin De Meyer, "An effective model for analysing tunneling gate leakage currents through ultrathin oxides and highk gate stacks from Si inversion layers." Solid-State Electronics vol. 48, year 2004, pp. 617–625.
- [24] Yijie Zhao and Marvin H. White, "Modeling of direct tunneling current through interfacial oxide and high-K gate stacks." *Solid-State Electronics* vol. 48, Year 2004, pp. 1801–1807.
- [25] Wei Wang, Ning Gu, J.P. Sun, P. Mazumder, "Gate current modeling of high-k stack nanoscale MOSFETs." *Solid-State Electronics*, vol. 50, year 2006, pp. 1489–1494.
- [26] W.B. Chen, J.P. Xu, P.T. Lai, Y.P. Li, S.G. Xu, "Gate leakage properties of MOS devices with tri-layer high-k gate dielectric." *Microelectronics Reliability*, vol. 47, (2007), pp. 937–943.
- [27] Register LF, Rosenbaum E, Yang K. Analytic model for direct tunneling current in polycrystalline silicon-gate metal–oxide–semiconductor devices. *Appl Phys Lett* 1999; 74: 457–9.
- [28] W.-C. Lee and C. Hu, "Modeling gate and substrate currents due to conduction- and valenceband electron and hole tunneling," *Symposium on VLSI Technology Digest of Technical Papers*, pp. 198, 2000.
- [29] W.-C. Lee and C. Hu, "Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling," *IEEE Trans. Electron Devices*, vol. 48, pp. 1366–1373, June 2001.
- [30] L. E. Calvet, R. G. Wheeler, and M. A. Reed, Applied Physics Letters, vol. 80, No 10, March 2002.
- [31] Pr\_egaldiny, Christophe Lallement, Daniel Mathiot," Accounting for quantum mechanical effects from accumulation to inversion, in a fully analytical surface potential-based MOSFET model," *Solid-State Electronics*. 48 (2004) 781–787.
- [32] Taur, Y., and Ning, T.H.: 'Fundamentals of modern VLSI devices' (Cambridge University Press, New York, 1998).
- [33] Chang-Hoon Choi, P. R. Chidambaram, Rajesh Khamankar, Charles F. Machala, Zhiping Yu, and Robert W. Dutton, "Dopant Profile and Gate Geometric Effects on Polysilicon Gate Depletion in Scaled MOS," *IEEE Transactions on Electron Devices*, vol. 49, no. 7, July 2002.
- [34] Steve Shao-Shiun Chung and Tung-Chi Li, *IEEE Transactions On Electron Devices*, Vol. 39, No. 3, March 1992.
- [35] Hitender Kumar Tyagi, and P. J. George, "Tunneling currents through ultra thin HfO<sub>2</sub>/Al2O<sub>3</sub>/HfO<sub>2</sub> triple layer gate dielectrics for advanced MIS devices", *J Mater Sci: Mater Electron* (2008)19: 902–907.
- [36] S. Y. Chen, H. W. Chen, F. C. Chiu, C. H. Liu, Z. Y. Hsieh, H. S. Huang and H. L. Hwang, "Interfacial and Electrical Characterization of HfO<sub>2</sub>-Gated MOSCs and MOSFETs by C-V and Gated-Diode Method", *ECS Trans.*, vol. 16, No. 5 October, 2008, pp. 131–138.
- [37] V.E. Drozd A.P. Baraban and I.O. Nikiforova, "Electrical properties of Si—Al<sub>2</sub>O<sub>3</sub> structures grown by ML-ALE," *Applied Surface Science*, Volumes 82–83, 2 December 1994, Pages 583–586.
- [38] Park, Y. C. Jackson, W. B. Johnson, N. M. Hagstrom, S. B., "Spatial profiling of electron traps in silicon nitride thin films," *Journal of Applied Physics*, vol. 68, No 10, Nov 1990, pp. 5212–5221.
- [39] A.V. Vishnyakov, Yu.N. Novikov, V.A. Gritsenko, K.A. Nasyrov, "The charge transport mechanism in silicon nitride: Multi-phonon trap ionization," *Solid-State Electronics*. vol. 53, No 3, March 2009, pp. 251–255.
- [40] T. P. Ma, "Making Silicon Nitride Film a Viable Gate Dielectric," *IEEE Transactions on Electron Devices*, vol. 45, No. 3, March 1998, pp. 680–690.
- [41] Katsuyuki Sekine, Yuji Saito, Masaki Hirayama, and Tadahiro Ohmi, "Highly Robust Ultrathin Silicon Nitride Films Grown at Low-Temperature by Microwave-Excitation High-Density Plasma for Giga Scale Integration," *IEEE Transactions on Electron Devices*, Vol. 47, No. 7, July 2000, pp. 1370–1374.